| Form PTO 1449 |) | U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE | | ATTY DOCKET NO. | | SERIAL NO. | | |
|--|--|---|-----------|---------------------|----------|-----------------|-------------------------------|--|
| (Modified) | | | | 248647US2S CONT | | New Application | | |
| | | | APPLICANT | | | | | |
| LIST OF REFERENCES CITED BY APPLICANT | | | | Koji SAKUI | | | | |
| | | | | FILING DATE | | GROUP | | |
| | | | - | Herewith 4 11 / C C | | | | |
| U.S. PATENT DOCUMENTS | | | | | | | | |
| EXAMINER INITIAL | | DOCUMENT NUMBER | DATE | NAME | CLASS | SUB CLASS | FILING DATE IF APPROPRIATE | |
| - Ou | AA | 6,434,034 | 08/2002 | Wallace et al. | | | | |
| .04 | AB | 6,278,616 | 08/2001 | Gelsomini et al. | | 1 | | |
| gu | AC | 5,793,774 | 08/1998 | Usul et al. | | | | |
| | AD | | | | | <u> </u> | T | |
| OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) | | | | | | | | |
| | Τ | Yoshihisa IWATA, et al. "A 35 ns CYCLE TIME 3.3 V ONLY 32 Mb NAND FLASH EEPROM," IEEE | | | | | | |
| سو | AE | Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pgs 1157-1164. | | | | | | |
| 1 | 1.5 | Toru TANZAWA, et al. "A COMPACT ON-CHIP ECC FOR LOW COST FLASH MEMORIES," IEEE | | | | | | |
| | AF | Journal of Solid-State Circuits, Vol. 32, No. 5, May 1997, pgs, 662-669. | | | | | | |
| | 1,, | Hitoshi KUME, et al. "A 1.28μm² CONTACTLESS MEMORY CELL TECHNOLOGY FOR A 3V-ONLY | | | | | | |
| | AG | 64Mbit EEPROM," IEDM Technology Digest, December 1992, 92 pgs, 991-993. | | | | | | |
| | АН | Hitoshi MIWA, et al. "A 140mm ² 64Mb AND FLASH MEMORY WITH A 0.4 μm TECHNOLOGY," IEEE | | | | | | |
| | International Solid-State Circuits Conference, ISSCC Digest of Technical Papers, February 1996, pg | | | | | | uary 1996, pgs, 34-35. | |
| | Al | H. ONODA, et al. "A NOVEL CELL STRUCTURE SUITABLE FOR A 3.VOLT OPERATION, SECTOR ERASE FLASH MEMORY," IEDM Technology Digest, December 1992, pgs. 599-602. | | | | | | |
| | AJ | S. KOBAYASHI, et al. "A 3.3 V-ONLY 16Mb DINOR FLASH MEMORY," ISSCC Digest of Technical | | | | | | |
| ļ | | Papers, February 1995, pgs, 122-123. | | | | | | |
| | AK | F. MASUOKA, ET AL. "A NEW FLASH E ² PROM CELL USING TRIPLE POLYSILICON TECHNOLOGY: IEDM Technology Papers, February 1987, pgs. 76-77. | | | | | | |
| | | Georgha SAMACHISA et al "A 128k ELASH EEPROM USING DOUBLE POLYSU ICON | | | | | | |
| | TECHNOLOGY" ISSCC Digest of Technical Papers, 1987, pgs. 76-77. | | | | | | | |
| | АМ | Virgil Niles KYNETT, et al. "AN IN-SYSTEM REPROGRAMMABLE 256K CMOS FLASH MEMORY," | | | | | | |
| | IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 1998, pgs. 132-133. Fujio MASUOKA, et al. "NEW ULTRA HIGH DENSITY EPROM AND FLASH EEPROM WITH | | | | | | | |
| | AN | STRUCTURE CELL," IEDM 1987, PGS, 552-555. | | | | | | |
| | AO | Jin-ki KIM, et al. "A 120-mm ² 64 Mb NAND FLASH MEMORY ARCHIEVING 180 ns/BYTE EFFECTIVE | | | | | | |
| | 1~~ | PROGRAM SPEED," IEEE Journal of Solid-State Circuits, Vol. 32, No. 5, May 1997, pgs. 670-680. | | | | | | |
| } | AP | Masataka KATO, et al. "A 0.4μm² SELF-ALIGNED CONTACTLESSMEMORY CELL TRCHNOLOGY | | | | | | |
| | +- | SUITABLE FOR 256-Mbit FLASH MEMORIES, "IEDM Technology Digest, 1994, pgs. 921-923. Shin-ichi KOBAYASHI, et al. "MEMORY ARRAY ARCHITECTURE AND DECORDING SCHEME FOR | | | | | | |
| 924 | | 3 V ONLY SECTOR ERASABLE DINOR FLASH MEMORY," IEEE Journal of Solid-State Circuits, Vol. 29, No, 4, April 1994, pgs 454-460. | | | | | | |
| | | | | | | | | |
| | | | | | [| | | |
| | | <u> </u> | | | L Agai | itional Refe | erences sheet(s) attached | |
| Examiner Vu Le | | | e | | Date Cor | nsidered | 7/20/04 | |
| *Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. | | | | | | | | |